Re: ADV7393 for NTSC 525I
Hello, ADV7393 can't do anything like that--- what comes in is what goes out and it'll only take standard formats. You'd need to insert the lines before the ADV7393 with an FPGA or something. I would...
View ArticleRe: questions about ADV212 application
Hello, 1) The tile size limit for the 5/3 wavelet is 262,144 samples which is far less than 4096x610. Why would you use the 5/3 irreversible? 2) You can either parse the ADI header which tells you...
View ArticleClik here to view.
Re: problem with AD637 Chip select
Thanks Kris: I've built my own pcb. Below you can see part of the schematic. AC signal comes from a band pass filter. In J41 I can place a configuration jumper that conects pin 5 to a LM319 output that...
View ArticleRe: Questions about ADV7625 clock, the minimal pulse width@fmax=165MHz
Hi William, What part are you talking about? That table does not exist for ADV7625-- it has no clock inputs like that or analog outputs and no speed grades. I don't know what you are asking about...
View ArticleAD-FMCOMMS5 Multi Channel Oscilloscope
Hi, I have an AD-FMCOMMS5 eval board connected to a ZC706 eval board. The ZC706 is loaded with software and firmware as described in the FMCOMMS5 wiki, and I am able to successfully run the IIO...
View ArticleRe: EVAL-ADV7619-7511 having interop problems with Blu-rays
There is a 400ms delay on HDCP authentication (from 19:304 to 19:713). Here is part of the info from ADV7619 log -Rx: 19:304 ----------> Int: AKSV Update on port A, RxState.Encrypted = 0-Rx: 19:304...
View ArticleRe: EVAL-ADV7619-7511 having interop problems with Blu-rays
Hello Brian -Log shows that ADV7619 detects source changing mode from HDMI to DVI. This could be caused by two reasons:1. actual source switching to DVI because of 100ms timeout lapsed2. false DVI...
View ArticleClik here to view.
Re: EVAL-ADV7619-7511 having interop problems with Blu-rays
Hi Lin- I think delay caused by DVI is the consequence, not the reason. The reason is lack of device authentication within 100 ms. HDCP 1.4 spec says “The HDCP Transmitter must not read the R0 ' value...
View ArticleRe: AD7960 : data set up / hold times in ref design
The AD7960 datasheet has all the information that you need to interface it with the digital host (eg. FPGA). See the timing specifications in table 3 and timing diagrams for echoed and self-clocked...
View ArticleRe: AD9361: non OEM, VHDL driver (no C code)
No, we don't have anything like that. Though it is possible to do so, it is something that doesn't make sense (to us at least). There is a lot of (100+) registers to program this device -- if you must,...
View ArticleRe: Private discussion with support engineer
Please find the information on how to contact Analog Devices support here:Analog Devices Worldwide Technical Support | Analog Devices
View ArticleClik here to view.
Re: High Pass Filters for AD620 and AD820
Hi Benjamin, Thanks for considering ADI products on your applciations. Unfortunately, I can't see the image that you posted. You can actually insert image on this thread by clicking the camera icon on...
View ArticleRe: discussion offline with support team
Please find the information on how to contact Analog Devices support here:Analog Devices Worldwide Technical Support | Analog Devices EZ forum is intended for questions to the public otherwise we have...
View ArticleADF4350 and ADF4351 Common Questions Cheat Sheet
ADF4350 and ADF4351 common questions cheat sheet attached. v1.2 - Improved description of Band Select Process.v1.1 - Fixed formatting error on mobile devices.v1.0 - Initial release. 10-Sept-2014.
View ArticleRe: ADV7611 EDID configuration
The original file had the native DTD count wrong so it automatically fixed it making 0x83=71 instead of 70 and changing the check sum to match. The only native DTD was VIC 2 720x480p Often EDID...
View ArticleRe: ADV7181C manual input muxing
Hi Takam, I'm checking with an expert on the part. Dave
View ArticleSorce code for BF527 on SDP-B board
Hello One of my customers requested the source code for the BF527 on the SDP-B board.He is usigit to evaluate the ADAS100 ECG front end. ThanksAlon
View ArticleClik here to view.
Re: DVI to VGA active RAMDAC using ADV7123
To do an interleaving FPGA is relately straight forward. You would have to find one fast enough and be able to program it. 85Hz monitors are special application monitors. I would go back manufacturer...
View ArticleClik here to view.
Re: ADP7142 Configuration with 24 - 5V
Gonzalo, to answer your first question, the tool calls out(4) 402 ohm resistors in parallel. Please see the diagram for the placement in the circuit. Rin is the one we are talking about The web tool...
View ArticleClik here to view.
Re: ADF4351 settling time calculation using teh EVAL baords
I am generating the plots with ADIsimPLL. I have attached the simulation I am using. The simulation is also used to design the loop filter. You will need to download our free tool to open the...
View Article