When D3 of 0x012 is set data ports are configured as unidirectional ports (TDD). With the bit cleared the ports are bidirectional (FDD).
Data interface does not change for LVDS mode in FDD vs TDD since Tx and Rx have dedicated buses.
↧
Channel:
EngineerZone: Message List
X
Are you the publisher?
Claim or
contact us
about this channel.
X
0
Channel Details:
- Title: EngineerZone: Message List
- Channel Number: 14910106
- Language: English
- Registered On: June 6, 2013, 5:25 am
- Number of Articles: 36216
- Latest Snapshot: August 27, 2018, 4:02 am
- RSS URL: http://ez.analog.com/community/feeds/messages?rssusername=msingam
- Publisher: https://ez.analog.com/?view=discussions
- Description: Most recent forum messages
- Catalog: //engineerzone21.rssing.com/catalog.php?indx=14910106
© 2025 //www.rssing.com