Hi Meir,
Can you please elaborate on their requirements:
- How is the reference frequency generated and what logic type is this signal?
- Do they need multiple outputs?
- What output logic type does the customer need from our clock (LVDS, LVPECL, etc)?
- Is there any phase noise/jitter requirement?
Regards,
Kyle