Dear Supporter
From the ADF4351 data sheet, reg 3 - Band Select Clock Mode - the value of the band select clock divider must be less than or equal to 254.
This note is found for reg 3 but not for reg 4. (pages 19, 20 in DS)
Is this applies to reg 4 as well?
Thanks