Quantcast
Channel: EngineerZone: Message List
Viewing all 36216 articles
Browse latest View live
↧

Re: ad7795 burning up

March 11, 2017, 1:29 am
$
0
0

Hi Carl,

Did your issue of AD7795 burn sort out?

I have one query and need to verify. did you have isolated AVDD and DVDD through ferrite bead and Analog ground and digital ground isolated with Ferrite bead, if yes then can you share mi the part no.

We are also using the ferrite bead and is of Wurth make.

We have still facing this AD7795 issue but while testing device at my setup, i have found ADC burn issue while applying  input signal and switching signal source multiple times after some time i observed the AD7795 getting heated and it continues even after removing signal source until i switch of my ADC supply. Could not found the root cause, but on scope ground line of system was very noise due to signal source on and off operation.

↧
Search

Re: What is nanoDAC+?

March 11, 2017, 2:26 am
$
0
0

Thanks! Can the output of AD5983 be used to adjust the voltage reference of AD9744 on demand ?

↧
↧

Re: Problems testing ADAS1000SDZ evaluation board

March 11, 2017, 4:06 am
$
0
0

Hello Catherine!

Thank you for your swift reply. I have been somewhat busy this week so I haven't hade the time to look at it.

 

When I read about the CON A/B I was really exited. I did however use CON A so that didn't do the trick.

I have made no modifications at all.


I came to point 8. When you say going to the CMREFCTL i assume you mean clicking on the Program All RW Reg first and then toggling the CMREFCTRL bits Select LA/LL/RA CM to No and then pressing Write Read Reg.

The problem here is that the graph stops updating the moment I press Program All RW Reg. And then the program seems to bug out. If I try to close the Program All RW Reg window it says "Are you sure you want to exit?" This is confusing at best but it doesn't matter what I do, I cannot make it stream again. An if I close the window, there is no way to get it up again. The same goes for Stream ECG and any other button in the main window. Even pressing QUIT doesn't working as expected. It doesn't even quit the application, it just writes BYE on the button instead. Sometimes it is possible to quit the application by pressing the X on the upper right of the window, but not always.

 

This time I installed the program on a Win7 with more memory (4GB) but this does seem to solve anything.

 

Bottom line is that the program seems to bug out. It is still responding but it seems like it isn't doing anything anymore.

Its version 2.7.3 by the looks of it. I shall see if I can find a newer version.

 

Kind regards,

  Micke

↧

Re: AD9361 Calibration / FDD TDD Mode Switching - Non-OS Drivers

March 11, 2017, 6:47 am
$
0
0

Hi sripda,

 

Thanks for the response. In ad9361_init() , I saw a struct of basic configuration. As you mentioned, I saw some calibration settings for some dc offset. Are those calibration prefix to certain setting? Meaning if I change the LO freq or the 6 clk path for the TX & Rx, etc, do I  need to re-calibrate again? If need, how to I calculate and set the calibration values ? Is there any sequence of doing the calibration, via api function / the struct ?

 

 

 

Based on this info from ad9361 reference manual page 6. It is stated the number of calibration needed and when do we do calibration but never stated the sequence of calibrating them. The reason I am asking because I am wondering whether the sequence of doing the calibration will affect the ad9361 performance, like having lesser phase noise ,etc.

↧

Sample rate AD9361

March 11, 2017, 7:26 am
$
0
0

Hi,

 

I am working on PicoZed SDR zq7035. I am trying to set the sample rate to my desired rate. the default setting is:

/* BBPLL ADC R2CLK R1CLK CLKRF RSAMPL */

{983040000, 245760000, 122880000, 61440000, 30720000, 30720000},//rx_path_clock_frequencies[6]

/* BBPLL DAC T2CLK T1CLK CLKTF TSAMPL */

{983040000, 122880000, 122880000, 61440000, 30720000, 30720000},//tx_path_clock_frequencies[6]

 

My desired sample rate I want 30MSPS so I try set it to:

/* BBPLL ADC R2CLK R1CLK CLKRF RSAMPL */

{960000000, 30000000, 30000000, 30000000, 30000000, 30000000},//rx_path_clock_frequencies[6]

/* BBPLL DAC T2CLK T1CLK CLKTF TSAMPL */

{960000000, 30000000, 30000000, 30000000, 30000000, 30000000},//tx_path_clock_frequencies[6]

 

The console send out a failure error. Is it because I have to set a certain set of BBPLL freq and work out the rest of the sample rate via calculation based on the divider as well as the filter factor? The reason why I set 30Mhz the same for the last 5 is because I want to bypass the digital filter. Is my method of bypassing the filters done correctly?

 

I am using the bare-metal method.

 

regards

Selwyn

↧
↧

Re: EVAL-AD9984A Board CD content

March 11, 2017, 7:57 am
$
0
0

I think the package should have come with a piece of paper with login info for ftp.analog.com where the customer can download the evaluation board software. Did it not?

 

-Matt

↧

ADN2812 CDR

March 11, 2017, 8:51 am
$
0
0

=== ADN2812 CDR ===

The LOL (loss of lock) of ADN2812 is asserted around every 200ms for short  period in our system.

The datasheet shows it will return frequency acquisition mode when frequency difference between VCO & incoming data over 1000 ppm. The LOL is asserted in frequency acquisition mode.

Suppose the jitter of our system is over 1000ppm sometimes, and under 1000ppm at most of time.

Is it possible to extend the criteria to return frequency acquisition mode from 1000ppm to 2000ppm, 5000ppm. Or something likes that. Thanks.

↧

Where can i get sample codes for using ADF7023 with ADuCM3029?

March 11, 2017, 11:35 am
↧
Search

AD9517-3

March 11, 2017, 11:53 am
$
0
0

Dear Sir/Madam,

AD9517-3 on-chip VCO frequency range is 1.75GHz-2.25GHz, but the manual's Table 28. showoing using a 10 MHz Reference Input to Generate Different VCO frequency  less than 100MHz, is this conflict with teh  VCO's frequency range 1.75GHz-2.25GHz?

Thanks.

↧
↧

AD9954 synchronization problem

March 11, 2017, 12:00 pm
$
0
0

Dear  Sir/Madam,

 

More one AD9954 synchronizationproblems,OneAD9954 could output3.2Khz sine signal, and Iwant tocontrol AD9954, one ouputs 3.2kHz signal, and another output 102.4kHz, the two signal are synchronized. How to implement it.
Thanks.
 
↧

Re: Question about ADF4158 Evaluation Board Setup

March 11, 2017, 12:29 pm
$
0
0

Hi,

 

Thank you for your suggestion. I notice that there is a REFin port (J5) on

the board, and if I want to use another reference frequency to replace the

10 MHz TCXO on the board, I need to move R16 off the board, and I think it

is the only change which I need to do, is that correct?

 

Thank you for your help!

 

Best,

Yuxin

 

On Wed, Mar 8, 2017 at 9:45 AM, dyoung1 <

↧

Re: ADXL 375 noise

March 11, 2017, 12:51 pm
$
0
0

Hi,

I have a 2 part answer, 1 for the 3200 Hz case and the other for the 100 Hz ODR. 

For the 3200 Hz ODR data:

The noise in the plots appears to be dictated by large magnitude spikes. Assuming the sensor is mounted to a stable surface, I would suggest you investigate 2 possible causes.  1. Power supply and 2. SPI communication. 

Noise from the power supply can couple and affect the output noise.

Otherwise, the jumps in the data may be due to reading an MSB register for a previous sample while reading the LSB of the current sample. Are multibyte reads being done or are you using single byte reads?  Multibyte is better.  Are you left or right justified?  If you are left justified, the lower bits in the LSB register would correspond to about 1.5g steps if a transition is happening occasionally.  For example, if the previous data point has the lower bits of 1 0000 and the next sample is 0 1111.  These are only 1 bit different, but if a mis-read occurs, this could be read as 1 1111, which is about 1.5 g higher than either real reading.

For the 100 Hz ODR:

I would suggest power supply, device mounting or calculation method.  The data appears to be within +/-1lsb which would be 100 mg peak to peak.  Are you stating peak to peak noise or rms noise.  You should use rms calculations for noise.

↧

Re: daq2 for kcu105 build project problem

March 11, 2017, 7:07 pm
$
0
0

It is a patch for the ultra-scale device (not the full installation).

Yes, it should work, if not let us know.

↧
↧

Re: ad7795 burning up

March 11, 2017, 7:39 pm
$
0
0

I can't use RMA number, do you have an FA number??

Harry

↧

Noise Cancelling Headset Using SigmaStudio (3.14)

March 11, 2017, 8:27 pm
$
0
0

Dear engineers,


I am in the planning phase of a noise cancelling headset that has one (1) speech mic (mouth level), one (1) ambient mic (ear level), 

two (2) other left and right mics for noise cancellation, and two (2) left and right speakers. I am looking at chipsets that have a combined CODEC+DSP functionality such as the latest ADAU1777. My questions are:

1. SigmaStudio supports ADAU1772 but, not the latest ADAU1777; when is the support for ADAU1777 planned to happen in SigmaStudio?
2. I noticed that SigmaStudio has a lot more functionalities for ADAU1691, ADAU1701, and ADAU1702 but, a lot less for ADAU1772 (and probably ADAU1777 when supported); what is the recommended chipset that has the functionalities to support my application, i.e. noise cancelling headset with four (4) mics and two (2) speakers?
3. Given your recommended chipset in point 2. above, what noise cancelling functionalities should I use in SigmaStudio? I failed to find the basic ones such as:
       a) ambient noise removal (spectral or other) given two (2) mic inputs, i.e. one (1) speech mic and one (1) ambient mic;
       b) noise cancellation algorithm given two (2) or four (4) mic inputs.


Thanks much for your support.

Peman

 

↧
Search

Connect the ADIS16227/PCBZ with EVAL-ADIS2Z

March 11, 2017, 8:36 pm
$
0
0

I recently purchased the ADIS16227/PCBZ and the EVAL-ADIS2Z. My plan was to test the ADIS16227 sensor on an evaluation platform in order to create a prototype. What I received does not allow me to plug one into the other like I planned. Instead it appears that they do not have the same number of pins nor do i have a cable to connect them.

 

My question is, what do I need to buy in order to evaluate the ADIS16227 on my PC?

 

Thank you

↧

Getting started with DSP for audio - sanity check please

March 11, 2017, 9:14 pm
$
0
0

 

So I would like to get started with a DSP for audio processing for a speaker. Please let me know if what I'm doing makes sense and not crazy. And feel free to offer any suggestions and improvements.

 

I want to build a DSP to implement some active filters like crossovers, parametric EQ, compressors and FIR for 8 channels of audio. I'm thinking of getting a EVAL-21489-EZLITE board and use SigmaStudio and all their built in libraries to build what I want to start off just to get something to work.

 

Will this be as straightforward as just buying the evaluation board, hooking it up to my computer, drawing the DSP workflow on SigmaStudio, hit compile and boom it'll work?

 

Also, I noticed in SigmaStudio, the bass synth algorithm is available for the ADAU1701, but not available for ADAU1452 or ADSP214xx. Anyone know what's up with that? In fact, the ADSP214xx is missing a lot of algorithms that are available to the ADAU1701 and ADAU1452.

 

Thanks

↧
↧

Re: hdl_2016_r2 for kcu105

March 11, 2017, 9:26 pm
$
0
0

Hey rejeesh,

 

This time the library was built successfully. However, the project returns an error.

I looked at the log file:

error copying "daq2_kcu105.runs/impl_1/system_top.sysdef": no such file or directory
while executing
"file copy -force $project_name.runs/impl_1/system_top.sysdef $project_name.sdk/system_top.hdf"
invoked from within
"if [expr [get_property SLACK [get_timing_paths]] < 0] {
file copy -force $project_name.runs/impl_1/system_top.sysdef $project_name.sdk/system_top_..."
(procedure "adi_project_run" line 26)
invoked from within
"adi_project_run daq2_kcu105"
(file "system_project.tcl" line 14)

This is the last part. The system_top.sysdef didn't generated. Is it because of any previous error?

 

Thanks,

X

↧

ADE7878 energy calculation

March 11, 2017, 11:16 pm
$
0
0

I have interfaced ADE7878 Energy IC to a microcontroller and I am trying to calculate kwh from it. As per the datasheet, on page 50 total active power of each phase can be read from the registers AWATTHR, BWATTHR, and CWATTHR. So, if this is the actual watthr value, then to get the kwh value, I just divide by 1000. But I believe the register values are not actual values (32 bit values) and I need to multiply by a conversion factor to get the actual kwh value. Can anyone please help with this ?

Note: I am using a 3 phase power supply at 60Hz frequency.

↧

Re: ADV8005 TTL Output Jitter

March 12, 2017, 4:53 am
$
0
0

Hi Kevin,

 

What currents are your on-board power supplies designed to deliver. Does the ADV8005 have dedicated supply lines or are they shared between multiple devices? The fact that you are seeing any droop at all would signal that the supplies are not able to deliver the power required by ADV8005. This is likely as from what i understand, you are using the part to perform a lot of operations. Could you try and disable all other functionality (so just have TTL input to TTL output) within the ADV8005 and see does the performance improve? Does the supply droop in this case?

 

Best Regards,

Anthony

↧
Viewing all 36216 articles
Browse latest View live
Search
<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>