Quantcast
Channel: EngineerZone: Message List
Viewing all articles
Browse latest Browse all 36216

Re: AD9914 clock frequency

$
0
0

Hi,

 

Take note that when enabling internal PLL, the output frequency range is constrained to 2.4GHz-2.5GHz.

Your DDS output is as good as your reference input.

We cannot guarantee the performance of the device if you drive REF_CLK input with 4GHz.

The device was characterized with 3.5GHz.


Viewing all articles
Browse latest Browse all 36216

Trending Articles