tnx for your reply. My final goal is to send via my own interface and since I am not expert using DDR in the first step seems more sensible. But how can I add my own TX data which is generated in VHDL to the ready HDL refernce design? I really appeciate your help
↧