The Cycle Accurate Simulator model some latencies associated with external memory accesses, such as those associated with back to back load/store operations, however the simulator does not provide a cycle-accurate model of external memory.
If you compare cycle counts for code that relies heavily on external memory accesses, or peripheral bus activity, you would find that the cycle counts differ between the Simulator and Hardware.
Regards,
Craig.