Quantcast
Channel: EngineerZone: Message List
Viewing all articles
Browse latest Browse all 36216

Re: ADV7611 TMDS PLL

$
0
0

Hi, DaveD,

 

Yes, we can't lock to a normal signal after inputting a random signal.
And we don't do a hardware reset after a random signal.
We think that one solution is a hardware reset after detecting TMDS PLL unlock
using TMDSPLL_LCK_A_RAW(IO 0x6A[6]) etc. to solve it.
Is there another solution to improve TMDS PLL lock performance setting some registers?

 

Best regards,

 

Nikkee


Viewing all articles
Browse latest Browse all 36216

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>